
Credit: Alain Herzog
EPFL researchers have combined low-power chip design, machine learning algorithms, and soft implantable electrodes to produce a neural interface that can identify and suppress symptoms of various neurological disorders.
Mahsa Shoaran of the Integrated Neurotechnologies Laboratory in the School of Engineering collaborated with Stéphanie Lacour in the Laboratory for Soft Bioelectronic Interfaces to develop NeuralTree: a closed-loop neuromodulation system-on-chip that can detect and alleviate disease symptoms. Thanks to a 256-channel high-resolution sensing array and an energy-efficient machine learning processor, the system can extract and classify a broad set of biomarkers from real patient data and animal models of disease in-vivo, leading to a high degree of accuracy in symptom prediction.
“NeuralTree benefits from the accuracy of a neural network and the hardware efficiency of a decision tree algorithm,” Shoaran says. “It’s the first time we’ve been able to integrate such a complex, yet energy-efficient neural interface for binary classification tasks, such as seizure or tremor detection, as well as multi-class tasks such as finger movement classification for neuroprosthetic applications.”
Their results were presented at the 2022 IEEE International Solid-State Circuits Conference and published in the IEEE Journal of Solid-State Circuits, the flagship journal of the integrated circuits community.
Efficiency, scalability, and versatility
NeuralTree functions by extracting neural biomarkers – patterns of electrical signals known to be associated with certain neurological disorders – from brain waves. It then classifies the signals and indicates whether they herald an impending epileptic seizure or Parkinsonian tremor, for example. If a symptom is detected, a neurostimulator – also located on the chip – is activated, sending an electrical pulse to block it.
Shoaran explains that NeuralTree’s unique design gives the system an unprecedented degree of efficiency and versatility compared to the state-of-the-art. The chip boasts 256 input channels, compared to 32 for previous machine-learning-embedded devices, allowing more high-resolution data to be processed on the implant. The chip’s area-efficient design means that it is also extremely small (3.48mm2), giving it great potential for scalability to more channels. The integration of an ‘energy-aware’ learning algorithm – which penalizes features that consume a lot of power – also makes NeuralTree highly energy efficient.
In addition to these advantages, the system can detect a broader range of symptoms than other devices, which until now have focused primarily on epileptic seizure detection. The chip’s machine learning algorithm was trained on datasets from both epilepsy and Parkinson’s disease patients, and accurately classified pre-recorded neural signals from both categories.
“To the best of our knowledge, this is the first demonstration of Parkinsonian tremor detection with an on-chip classifier,” Shoaran says.
Self-updating algorithms
Shoaran is passionate about making neural interfaces more intelligent to enable more effective disease control, and she is already looking ahead to further innovations.
“Eventually, we can use neural interfaces for many different disorders, and we need algorithmic ideas and advances in chip design to make this happen. This work is very interdisciplinary, and so it also requires collaborating with labs like the Laboratory for Soft Bioelectronic Interfaces, which can develop state-of-the-art neural electrodes, or labs with access to high-quality patient data.”
As a next step, she is interested in enabling on-chip algorithmic updates to keep up with the evolution of neural signals.
“Neural signals change, and so over time the performance of a neural interface will decline. We are always trying to make algorithms more accurate and reliable, and one way to do that would be to enable on-chip updates, or algorithms that can update themselves.”
Original Article: A neuro-chip to manage brain disorders
More from: École Polytechnique Fédérale de Lausanne
The Latest Updates from Bing News
Go deeper with Bing News on:
AI-powered neural interfaces
- The future of video quality has AI written all over it
Yoann Hinard, COO at Witbe, looks at how AI has the potential to transform the video industry in various ways, including real-time video quality evaluation and third-party app performance testing, ens ...
- Broadcom adds silicon AI features to speed new Trident networking chip
Tech conglomerate Broadcom added artificial intelligence features to a new version of one of its flagship networking chips, the company said on Thursday, aiming to help move information around data ...
- 10 Top AI Photo Editing Tools in 2023
This web app leverages a sophisticated neural network trained on ... Intuitive AI Clothes Removal Lama Cleaner is an AI-powered tool that simplifies the process of clothes removal in photos. With its ...
- How Liquid Neural Networks Can Shrink the World of AI
Liquid neural networks stand out as a vital and distinctive element in the AI landscape due to their human brain-like ... language model because there isn’t really the computation [power] and [storage ...
- When It Comes to AI Models, Bigger Isn’t Always Better
Artificial intelligence models are getting bigger, along with the data sets used to train them. But scaling down could solve some big AI problems ...
Go deeper with Bing News on:
Neuromodulation system-on-chip
- Emerging System-on-a-Chip Trends to Watch Out For
This integration is akin to compacting an entire computer system onto a chip the size of a thumbnail. The idea was not just about miniaturization but also about improving efficiency, reducing power ...
- system on a chip
This new USB-based system on a chip provides the bandwidth necessary to stream HD video reliably throughout an entire home, share media content, and utilize Web-based applications. Recently ...
- Reconfigurable System on Chip (822H1)
The module will show for which types of applications a System on Chip approach is beneficial. You will learn the methodology used to design a system in, for example, VHDL or Verilog (industry standard ...
- ARM-based system-on-chip
A complete computing system on one chip including a processor based on the ARM architecture. See ARM and SoC. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction requires permission.
- System-on-Chip Design with Arm Cortex-M Processor
With Arm Flexible Access, accessing Arm Cortex-M processor IP is fast, affordable and easy. This eBook introduces all the key topics that system-on-chip (SoC) and FPGA designers need to know when ...